<- Click here to Toggle

Home » Resources » SystemVerilog Coverage API » Miscellaneous

SystemVerilog Coverage API - Specifying Signal that holds current state

Use the following pragma to identify the vector signal that holds the current state of the FSM:

/* tool state_vector signal_name */