<- Click here to Toggle
Chapter 5-10
Chapter 10-15
Chapter 15-20
Chapter 20-25
SystemVerilog Coverage API - Specifying Signal that holds current state
Use the following pragma to identify the vector signal that holds the current state of the FSM:
/* tool state_vector signal_name */
